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Abstract
A fully lithographic process at near-room-temperature was developed for the purpose
of fabricating transistors based on metal-oxide channel materials. The combination
of indium tin oxide (ITO) as the source/drain electrodes, zinc indium oxide (ZIO) as
the semiconducting channel, and parylene as the dielectric was used to demonstrate
the feasibility of such a low temperature lithographic process. This low processing
temperature, roughly 150'C, enables the use of unconventional substrates such as
glass or plastics, and can therefore simplify the fabrication of devices for low-cost,
large-area electronics.
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Chapter 1
Introduction
The concept of transparent electronics on large, flexible substrates has far-reaching
consequences. An electronic surface could potentially be used for a number of things,
including but not limited to the detection of chemicals or temperature gradients.
However, current transistor technology have major limitations that prevent easy fab-
rication of large-area electronics.
1.1 Motivation and Applications
Current transistor technology is primarily focused on silicon devices, due to the excel-
lent electrical properties that silicon exhibits. However, there are major limitations
and drawbacks to amorphous silicon-based transistor technology such as the size of
the substrate and the high temperatures of the device manufacturing process. In
particular, processing temperatures up to 300'C disallow the use of substrates such
as plastics that would not be able to withstand such temperatures. Thus, it is natural
to desire materials which can be processed at lower temperatures to enable the use
of more inexpensive substrates.
One set of materials which show promise in fulfilling this need are metal oxides.
This material set has demonstrated mobilities up to 80cm 2/V -s, nearly two orders
of magnitude larger than mobilities reported for amorphous silicon. [15] These ma-
terials can also be deposited and processed at temperatures as low as 150 0 C. This
low processing temperature would allow us to replace the small, expensive silicon
substrates with inexpensive substrates such as plastics that would not tolerate higher
temperatures.
Being able to use low-temperature processable materials to produce inexpensive,
high quality transistors could enable their use for thin-film transistor applications
in active matrix displays. thereby replacing currently used amorphous Si films. In
addition, the fact that these metal oxides are transparent in the visible spectrum,
may enable a much larger variety of applications. [15]
1.2 Background
The primary incentives for using metal oxides to fabricate thin-film transistors are
their low processing temperature and their high mobilities. The high mobility of these
materials can be attributed to their electron configurations. The 2p orbitals of the
oxygen in the materials forms the top of the valence band.[5] The conduction band is
comprised of the (n - 1)d'Onso orbitals of the heavy-metal cations. [3] The spherical
symmnetry of these ns orbitals creates large overlaps between neighboring heavy-mnetal
cations, and renders angular distortions in bonding and structural disorder within
the film a non-critical issue in terms of electron transport.[3, 5, 11] This contrasts
sharply with silicon, whose sp3 hybridized orbitals are very directional, so that any
disorder in the silicon lattices causes dramatic decreases in orbital overlap and thus
mobility.[11] Figure 1-1 shows schematic orbital drawings for the carrier transport
paths in crystalline and amorphous semiconductors. [11]
One of the major sources of donor electrons in metal oxide films is the formation
of oxygen-ion vacancies.[5] As such, it is possible to control the degree to which an
amorphous metal oxide film conducts by varying the concentration of oxygen in the
deposited film.[5] This ability to control the conductivity of metal oxide films during
deposition removes the need for a separate doping or ion implanting step to generate
the necessary concentration of carriers.
'sso3-orbital
(a) Covalent semiconductors with strongly
directional orbitals require a high degree of
order to align these orbitals to achieve high
mobilities.
(b) When these covalent semiconductors are
disordered and amorphous, orbitals do not
have good alignment and thus the mobility
is decreased.
(c) The ns orbitals of the heavy metal ions
have large overlap, and make up the bot-
tom of the conduction band in metal oxide
materials.
(d) Due to the spherical symmetry, the
metal oxide material is not as affected by
structural disorder and bond angle varia-
tions.
Figure 1-1: A comparison of the carrier transport paths in typical covalent semicon-
ductors and post-transition-metal oxide semiconductors in the crystalline and amor-
phous phases. Figures from [11].
1.2.1 ZIO as a Semiconductor
The material chosen for the semiconductor is 2ZnO : 1In 20 3 (ZIO). As a metal oxide.
it has the properties described above. Additionally, this material is particularly easy
to process.[L 4] Simple and effective wet etch processes can be used for ZIO that
are capable of producing close to vertical etch boundaries. This enables the use of
photolithographic processes to pattern and subsequently to etch the ZIO film. The
ease of processing ZIO is a, major advantage in terms of process integration and
compatibility with the other materials used to fabricate these devices.
1.2.2 ITO as Transparent Contacts
The boundary between source/drain contacts and the semiconductor channel is ex-
trenmely important. It is desirable to have ohmic contacts in order to lower contact
resistance and decrease the barrier against carrier flow into or out of the semicon-
ductor. As such, it is particularly desirable to use for the source/drain contacts a
material that has similar work function as the semiconductor.[10, 14]
While it is possible to simply use conductive ZIO to make contact to the semi-
conducting ZIO, this is undesirable because there is no natural etch stop between the
source/drain layer and channel layer. As a result, it is necessary to find some other
conductive material to match the ZIO semiconductor. The work function of ZIO is
approximately 4.9 -- 5.1eV.[6, 9] A reasonably close match for this is indium tin oxide
(ITO), which has a work function of approximately 4.5 --- 4.7eV [18].
Chapter 2
Shadow-masked Devices
Shadow-masked processing was used to screen a variety of channel materials for tran-
sistors. This shadow-mask process allowed quick processing of devices using different
films deposited at different conditions first to produce a valid set of materials and
second to optimize the deposition conditions for those materials.
2.1 The Shadow-mask Process
The process used to fabricate shadow-masked devices is outlined below. The tran-
sistors varied in channel length from 50pm to 200pm, and were laid out and named
according to Figure 2-1.
* Clean substrates (Si with 100nm SiO2, Ta/Au backside)
* Condition the sputter targets (pre-deposition)
* Attach shadow masks, load substrates into sputterer
* RF magnetron sputter 500A 2In203 : ZnO (IZO), unload
* Attach source/drain shadow masks, load substrates
* RF magnetron sputter 1000A ITO, unload
rThrCi
L L
..... .... L ...
LJ
Si
i
DC41
'T' = transistor
(Aso > A..n.)
'S' = transistor
(ASD < A..)
'CS' = MIS cross cap
'CM' = MIM cross cap
'DCS' = MIS dot cap
'DCM' = MIM dot cap
For all FETs
W = 1250um
L = specified by l
number after 'T/'S'
Figure 2-1: Layout and naming convention of
were used for testing.
shadow-masked devices. Only the T devices
The substrates used were silicon with 100nm of thermally grown oxide on top
and tantalum/gold on the bottom. The substrate's gold layer served as a common
gate electrode for all transistors on the substrate, and the thermal oxide served as
the dielectric layer. The resulting devices were bottom-gate, top-contact devices as
shown in Figure 2-2.
2.2 Characterizing Shadow-masked TFTs
Once completed, the devices were measured using an Agilent 4156C semiconductor
parameter analyzer, in the same way as the later lithographically processed transis-
tors, as described in Section 5.1. The shadow-masked devices exhibited transistor-like
behavior, with a distinct turn-on voltage, and linear and saturation regimes. How-
ever, these devices also showed large variations in performance over time, including
shifts in threshold voltage and saturation current. Figure 2-3 shows the device output
and transfer characteristics of devices fabricated on 20 February 2007.
I
___n
1
Schematic cross-section of TFTs
processed by sh adow mask pattem ing
ITO (1OOnm, O vol% 02)
Device = PS 1-4
W/L = 1250/200
RF magnetron
- sputter deposited
at 5 vol% 0,
a-Si
T a/Au
Figure 2-2: A diagram of the bottom-gate, top-contact FET with length L = 200pm.
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Figure 2-3: Output and transfer characteristics of the shadow-nmasked devices over time - It
can be seen that the device behavior changes dramatically over time. The threshold voltage
moves closer to OV as time passes, and the saturation current increases dramatically.
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Figure 2-4: Example plot of I-V measurements taken in the linear regime. This particular
plot is from measurements taken on the T50-1 transistor.
The devices fabricated on 20 February 2007 were measured periodically over the
weeks following its completion. Current-voltage (I-V) output and transfer measure-
ments, described in greater detail in Section 5.1, produced characteristics with high
hysteresis and variation over time, as shown in Figure 2-3. The threshold voltage can
be seen to have shifted by several volts over the span of 14 days. The drain current
also saturated to a higher current value for the same gate and drain voltages.
On 3 April 2007, 43 days after fabrication, linear regime output characteristics
of the top two rows of devices were taken to calculate the parasitic resistance Rc,
the threshold voltage VT, and the mobility pt of the transistors, following the method
described in [8]. The drain-to-source current was measured as the drain voltage VD
was swept from OV - 1V with a step size of 0.1V at gate voltages of VG = 0, 5, 10,
15, and 20 volts. An example I-V measurement can be seen in Figure 2-4.
The inverse slopes of the linear I-V curves were plotted against the channel length,
as shown in Figure 2-5. From these plots, it can be seen that the on-resistance of
the transistors varied by several orders of magnitude between different gate voltages,
but were fairly consistent over different device lengths. The contact resistances were
extracted by taking the intercept of the best-fit lines in Figure 2-5. These values are
x 10-
0 100 150 200
.0 100 150 200
Figure 2-5: Semilog plot of on-resistance R (Q) vs. device length L (Pm) for devices in
row 1 (top row) and row 2 (bottom row) at gate voltages of OV (left), 5V (middle-left),
10V (center), 15V (middle-right), and 20V (right). At lower gate voltages, resistance varies
by almost two orders of magnitudes, but become more consistent at higher gate voltages.
Resistances also show some consistency between rows of devices.
VG (V) Average Re(2)
0 5.61 x 106
5 6.14 x 10'
10 4.88 x 10'
15 4.81 x 103
20 4.55 x 103
Table 2.1: Contact resistance averaged over devices from rows 1 and 2, at various gate
voltages
then plotted against the gate voltage, as seen in Figure 2-6. The contact resistances
are summarized in Table 2.1
The threshold voltage and mobility of the devices were also extracted from this
data by plotting the inverse slopes of Figure 2-5 against the gate voltage. The x-
intercept gives a value for threshold voltage, and the slope of the resulting graph
gives a mobility. These two values are summarized in Table 2.2.
While collecting data for the above analysis, the devices were found to be highly
sensitive to the microscope light. A qualitative study was done to explore the light
sensitivity of the devices by turning the microscope light on and off while the devices
Contact resistances extracted from devices on rows 1 and 2
R from row 2 devices
Rc from row 1 devices
negative R :
absolute value take
for semi-log plot
10
gate voltage VG (V)
Figure 2-6: Semilog plot of contact resistance Rc vs. gate voltage VG for two rows of devices
- At higher gate voltages, the extracted contact resistance becomes much more consistent.
Table 2.2: Threshold voltage
surements taken on devices in
VT and carrier
rows 1 and 2.
mobility p as calculated from the I-V mea-
row 1 row 2
VT (V) 3.55 2.34
pL (cm2/V - s) 36.86 17.92
Data Set Lighting Condition
1 Off after being on
2 Off
3 On
4 Off after being on
5 Off
Table 2.3: Lighting conditions for qualitative study of the effect of light on electrical
characteristics.
were measured in an otherwise darkened enclosure. The microscope light was turned
on to allow for placement of probe tips onto the source and drain contacts. The light
was then turned off, and two measurements taken in sequence. The light was then
turned on, and while the light was on, a third measurement was taken. The light
was again turned off, and the fourth and fifth measurements taken in sequence. The
lighting conditions and measurement process is summarized in Table 2.3.
This qualitative study shows that the shadow-masked devices are very sensitive to
visible light, especially at low gate voltages. When the light was on or had just been
turned off, the drain current was over an order of magnitude larger than when the
light had been off for at least one measurement. At higher gate voltages, the effect
of the light appears to be negligible. These effects can be seen in Figure 2-7.
This light sensitivity likely contributed significantly to the large amount of noise
seen at low gate voltages in the measurements taken for the contact resistance anal-
ysis. The effects of the microscope light on device performance were not very well
controlled, and as such the measured performances may not reflect actual device
performance in the dark.
2.3 Summary
The shadow-mask process is a method by which different materials can be used to
fabricate devices quickly, allowing us to test a variety of metal oxides for potential
use as channel materials in thin-film transistors. However, the analysis that gives
information about parasitic resistance, threshold voltage, and mobility takes a long
-- 3
1u
10
-
4
10
10-'
10
-6
I
- 7
/
-- e-- Set 1 - lights off after on
---- Set 2 - lights off
---- Set 3 - lights on
Set 4 - lights off after on
---- Set 5 - lights off
10-1  100 10- 1  10"
Vg (V) VD (V)
Figure 2-7: Lighting study results -- Log-log plot of output characteristics in the linear
regime. At low gate voltages (left), the drain current varies over an order of magnitude based
on changing lighting conditions, which may cause significant noise in previously gathered
data, since there was no control for the light effects. At high gate voltages (right), the
effects of the light on drain current appears to be negligible.
time to do, and is well-suited for automation. As such, I have written a collection of
Matlab scripts to aid in this task. The scripts can be found in Appendix B.
0
SG = OV VG = 20V
IV
Chapter 3
Low Temperature Lithographic
Processing
Lithographic processing is the only fabrication method that has been proven to be
scalable up to commercial production capacities. It is also one of the most wide-spread
fabrication methods. As such, it is a lithographic process that we are ultimately
interested in developing, as this will allow us to potentially integrate metal-oxide
TFT fabrication with other processing, and fturther the goal of large-area electronics.
The shadow-mask process demonstrated the possibility of fabricating working
thin-film transistors using ITO and ZIO. and so we focus on these two materials
when developing the lithographic process. ITO and ZIO do not require extremely
high processing temperatures, so our process has been designed to be near room tem-
perature, with a maximum processing temperature of approximately 150'C. This
enables the use of a variety of substrates such as plastics that would not be able to
withstand the heat of conventional silicon semiconductor processing temperatures up
to 300 0C .[7]
3.1 Process Outline
The substrates used in this process are four-inch diameter wafers of D-263 borosilicate
glass from Erie Scientific. Table 3.1 shows the chemical composition of this glass.
Table 3.1: Chemical composition of Erie Scientific D-263 borosilicate glass
SiO 2  64.1%
B20 3  8.4%
A120 3 4.2%
Na)O 6.4%
K20 6.9%
MgO
CaO --
BaO
ZnO 5.9%
TiO 2  4.0%
As20 3  .1%..
Sb20 3 0.1%
The process, outlined in Figure 3-1. begins with four-inch wafers. The first step
is to clean these substrates with a lOmnin pirahna bath, consisting of 1 : 3 hydrogen
peroxide (H2 0 2 ) to sulfuric acid (H2 SO 4). This is done in the Technology Research
Lab (TRL), a class 100 clean room.
3.1.1 ITO Source/Drain Contacts
Once the wafers are cleaned, they are moved to the Laboratory for Organic Opto-
electronics (LOOE) for deposition of the source/drain layer, comprising 1000A of
conductive ITO. The film is deposited using RF magnetron sputtering at 50W in
a pure argon plasma at a growth pressure of 4mTorr. These conditions yield a
growth rate of roughly 0.4A/sec as read by the thickness monitor inside the growth
chamber. This results in an amorphous ITO film with a resistivity of approximately
2.6 x 10- 2 . cm.
After deposition, the wafers are moved back into TRL to pattern the source/drain
electrodes. Approximately lpm of the positive photoresist OCG825 is spin-coated
onto each wafer, and the wafers are baked for 20mnin at 900C. The wafers are
then exposed under a chrome soda-lime mask for 2sec using an EV620 aligner under
365 - 405nm light and developed for approximately 90sec in OCG934 developer. The
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patterned ITO layer is etched for 360sec in a plasma of 50%, Ar. 45% H2 , and 25%
CH 4 in the Plasmaquest on a chuck heated to 80C. More details on the etching
conditions can be found in Appendix C. When the etching is complete, the wafers
are immersed in Microstrip 2001 to remove the photoresist.
3.1.2 ZIO Semiconductor
Following the photoresist strip, the wafers are moved to LOOE to deposit the next
film. This layer, composed of 500A of 2ZnO : 1In 203 ZIO, is deposited via RF mag-
netron sputtering at 50W in a mixed ambient of 90% Ar and 10% 02 at a growth
pressure of 4mTorr. These conditions yield a growth rate of roughly 0.2A/sec, ac-
cording to the thickness monitor inside the chamber.
Once the channel layer has been deposited, the wafers are moved back into TRL
to pattern this layer using the same patterning steps outlined in 3.1.1. The patterned
wafers are etched at room temperature for approximately 2min in a solution of 400 : 1
H20:HC1. When the etching is complete, the photoresist is removed again using a
Microstrip 2001 bath.
3.1.3 Conformal Parylene Dielectric
The next step is to deposit the parylene dielectric layer. Parylene is an organic
molecule that is capable of forming a conformal layer around the underlying fea-
tures. However, it does not readily adhere to metal-oxides, thus requiring additional
adhesion-promoting steps to prevent delamination. [2] To aid parylene adhesion to the
underlying substrate, a, combination of ultraviolet ozone treatment and silane-based
adhesion promotor treatment is used.[2)
The wafers undergo a Smin ultraviolet ozone treatment to fmnctionalize the sur-
faces in preparation for the adhesion promotor. The wafers axe then placed inside a
desiccator with a small vial of roughly 0.3mL of the adhesion promotor vinyltrimethoxysi-
lane, and pumped down for five minutes. The adhesion promotor vaporizes under this
vacuum and deposits onto the wafer surfaces. Approximately two hours of this vapor
treatment is sufficient for parylene to properly adhere to the underlying metal-oxides.
Once the adhesion promotion treatment is complete, 0.25g of Galaxyl-C parylene
is deposited by chemical vapor deposition (CVD) onto the wafers. This quantity of
parylene typically corresponds to a thickness of 2500A. Due to the vertical position
of the wafers during evaporation, the parylene thickness varies between the top and
bottom of the wafers. Parylene thickness can be made more uniform by placing the
wafers horizontally inside the deposition chamber. However, this would sacrifice the
ability to process multiple wafers at the same time.
The dielectric layer is patterned to open vias to the source/drain ITO pads.
AZ5214, an image reversal photoresist, is spin-coated onto each wafer, and the wafers
are baked for 20min at 900C. The wafers are then exposed for 2sec using the EV620
aligner with the vias mask, baked again on a hotplate for 90sec at 120C00, then flood
exposed for 60sec using the EV620. The photoresist is devloped by immersion in
AZ422 for approximately 90 - 120sec. The patterned parylene dielectric is etched for
150sec in a pure 02 plasma using the Plasmaquest. Although 02 plasma also removes
photoresist at a comparable rate, the photoresist is much thicker than the parylene.
When the parylene etch is complete, the photoresist is stripped by immersion in
Microstrip 2001.
3.1.4 Cr/Au gate and source/drain vias
The final layers in these devices consist of 100A of chrome and 1000A of gold to serve
as the gate metal. The chrome layer aids adhesion of the gold to the underlying layers.
The chrome/gold layers also serves as the source/drain contacts between the ITO pads
and probe tips for measurements. These two layers are deposited via electron beam
evaporation. Chrome is deposited at a rate of lA/sec and gold at 3A/sec.
The Cr/Au patterning is the same as the steps used in 3.1.1 and 3.1.2. Gold is
etched by immersion in a 5 : 1 solution of H2 0 to Gold Etch Type TFA by Transene
Co. for approximately 3min. Chrome is etched by immersion in a 1 : 1 solution of
H20 to CR-7 chrome etchant by Cyantek Corp for approximately 20sec. After the
wafers are etched, the photoresist is stripped using Microstrip 2001.
3.1.5 Post-processing measurements
In between various steps, the wafers are examined via optical and scanning electron
microscopes to verify that the processing is going smoothly and without unforeseen
errors. When the process is completed, the wafers are removed from the clean room for
electrical characterization. Changes and updates to the process are made for future
lots based on the results obtained from previous lots during microscope examinations
and electrical testing.
3.2 Issues and Proposed Solutions
The process described in 3.1 works to produce functional metal-oxide transistors
that exhibit distinct turn-on voltages, and linear and saturation regimes of opera-
tion. However, there are a few notable problems that have arisen from following this
process.
3.2.1 ITO Dry Etch
One particularly troublesome result is the damaging of photoresist during the ITO dry
etch. When the wafers finish the dry etch step, the photoresist tends to turn gray, and
beccme extremely difficult to remove. Various methods for photoresist removal were
attempted, including Microstrip 2001 baths using ultrasonic agitation at temperatures
up to 500C, and ashing in an 02 plasma. The result of these attempts to remove the
photoresist can be seen in Figure 3-2. It was concluded that once damaged, the
photoresist became impossible to remove completely from the wafers, and that the
solution was to prevent damaging it altogether.
A modification was made to prevent photoresist damage by breaking the etch
time into 45sec increments, with 1 -- 2rrin of cooling by flowing Ar gas through the
chamber. The total etch time of 360sec was unchanged. At the end of the ITO etching
portion of each wafer, a short 02 plasma etch was used to remove the top layer of
photoresist, which was thought likely to be the most damaged portion. This made
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(a) Atomic force microscopy image of a crudely dry etched wafer. This
wafer has four distinct sections: The extremely rough region near the top
shows the remnants of the photoresist that could not be removed. The
two smooth regions are ITO and glass. Near the bottom, another rough
region indicates that the glass substrate is being pitted during the dry
etch process.
0 2. .0 7.5 10.0
Spetr
V Spectrum
surface distance 285,.19 n
Woriz distance(L) 273.44 mm
Vert distance 66.099 Om
Angle 13.708 
Surface distance 183.17 nm
Horiz distance 136.72 nm
Vert distance 88.240 nm
Angle 32.83J1
Spectra pe'io0 0C
spectrai fneq 0 *hm
Spectral krS ami 158.51 nmr
(b) A cross-sectional analysis of this area of the wafer shows, from left to
right, the depth of the pitted glass, the step heights of the etched ITO lip,
and the peak height of the left-over photoresist.
Figure 3-2: During the ITO etch, the photoresist becomes damaged, and appears to bake or
burn onto the substrate, making it extremely difficult to remove. On average, approximately
100am of photoresist remains on this wafer. In addition, the glass wafer is pitted by the
etch plasmas.
section Ialilysis
it possible, though still difficult, for the photoresist to be stripped using Microstrip
2001 baths using ultrasonic agitation at temperatures up to 500C.
After this modification was made, we discovered another problem that arose from
the ITO dry etch was the formation of small bumps roughly 70nm tall in the etched
regions. The density of these bumps decreased between the first wafer and the last
wafer in the etching sequence, as shown in Figures 3-3a and 3-3b. Because of this
trend, it was thought that perhaps the cause was lingering contaminants from previous
users running different gases into the etch chamber. This prompted us to add a
lengthy conditioning step prior to etching the wa.fers in an attempt to reduce the
amount of contaminants in the chamber and so perhaps to decrease to density of
bumps in the etched regions.
It should be noted that the bumps are of unknown composition, and may well be
not bumps, but rather the peaks that form as a result of pitting the glass, as shown
in the AFM images of Figure 3-2. If the bumps are indeed indicative of pitting in
the glass, then it is a somewhat surprising result to see that after several wafers, the
glass becomes smoothly etched.
3.2.2 ZIO Deposition
As the channel layer is deposited onto each wafer in sequence, we find that the
channels become more and more conductive. The channel layer deposited onto the
first wafer is much more resistive than the channel layer deposited onto a wafer
several runs later. This seemed to indicate that the oxygen content in the deposition
chamber was fluctuating. A conditioning step was proposed for this problem as well,
to be inserted between each ZIO deposition run. In this way, we hoped to better
control the oxygen content in the deposited channel layers.
3.3 Summary
A working lithographic process is described here that is capable of producing func-
tional transistors with distinct turn-on voltages, and clear linear and saturation
(a) The first etched wafer was discovered to have a very high density of bumps
in all the regions where the ITO should have been etched away. It is unclear
what the composition of the bumps are.
(b) After several wafers have been etched in a row, the density of the bumps
decreases dramatically.
Figure 3-3: Two SEM photos depicting ITO etch runs at different times.
regimes of operation. However, it should be noted that not every step in this process
has been fully optimized, and so the yield is typically quite low.
Chapter 4
Wafer Processing
Lot J was processed following the process outlined in 3.1, and incorporated the
changes described in 3.2.
4.1 Processing Lot J
Lot J was processed on Erie Scientific D-263 borosilicate glass substrates, following
the process outlined in Section 3.1. The lot began with seven wafers, and the ITO
deposition was split into two runs of two wafers on one day, and five wafers the
next day. After the ITO was patterned, the wafers were allowed sit in the clean room
atmosphere for 7 - 8 days with the photoresist on them before the wafers were etched.
The Plasmaquest chamber was conditioned in an attempt to decrease the bumpi-
ness of the etched regions as discussed in Section 3.2.1. The conditioning procedure
used was to run the ETCHCLN recipe for 10min, the ITOETCH recipe for 10min, the
O2PLASMA recipe for 30sec, the ITOETCH recipe again for 10min, the O2PLASMA
recipe again for 30sec, and the ITOETCH recipe for a final 5min. The recipes can
be found in Appendix C.
The etching was split into two groups. Group A wafers, consisting of wafers J1
through J4, were etched by cycling between etching for 45sec and cooling with argon
gas for 120sec. There were 8 etch cycles, for a total etch time of 360sec. Group B
wafers, consisting of wafers 5 through 7, were etched after group A wafers had been
completed, and used only a 60sec cooling step. In both groups, after each wafer had
been etched, a 30sec 02 plasma was used to remove the top layer of photoresist.
After the ITO layer was etched, it was allowed to sit for six days before the pho-
toresist was stripped. This lag time between patterning, etching, and photoresist
stripping led to extreme difficulties removing the photoresist. The first attempt at
photoresist strip was to immerse wafers J4 and J7 in an ultrasonically agitated Mi-
crostrip 2001 bath at 42'C for two 15min cycles. The following day, all lot J wafers,
J1 -- J7, were immersed in an ultrasonically agitated microstrip bath heated to 470C
for two 30min cycles. Only wafer J7 appeared cleaned of photoresist after this step.
The third day, wafers K1 -- K6 were immersed in a nicrostrip bath and ultrasonically
agitated at a higher power level than previous attempts. The wafers were sonicated
for 30min followed by another 15rin,. Wafer J4 appeared cleaned after these steps.
Three days later, the remaining wafers were sonicated repeatedly in a heated bath of
NMP. Wafers J1 and J2 appeared cleaned following these steps.
After these attempts at photoresist removal, four of the original seven wafers were
deemed clean enough to continue processing. The remaining wafers were discarded
due to the lingering photoresist on them. The clean wafers, J1, J2, J4, and J7, were
imaged using a scanning electron microscope to verify the quality of the etch and
photoresist strip. Despite the condition steps, wafers J1 and J2 were still extremely
bumpy, though wafers J4 and J7 appeared much smoother.
In depositing the senmiconductor layer, a condition step was inserted between each
run of ZIO deposition. as proposed in Section 3.2.2. The conditioning step consisted
of 30min free sputtering at 20% 02 by volume, all other conditions being the same, as
described in Section 3.1.2. Free sputtering at 20% 02 by volume yields a growth rate
of roughly 0.1A/sec. The resulting channel layers were significantly more resistive
than channel layers deposited in previous runs.
After deposition, the wafers underwent photolithographic patterning as described
in Section 3.1.2. No protective layer was provided to the semiconductor surface. The
photoresist contacted the semiconductor surface directly.
At the end of the vinyltrimethoxysilane treatment step, it was discovered that
Figure 4-1: Wafer J1 has a very high density of bumps in the regions where the ITO has
been etched away.
Figure 4-2: Wafer J2 also has a fairly high density of bumps in the etched region.
Figure 4-3: Wafer J4 appears to be smoother.
Figure 4-4: Wafer J7 is much smioother than previous wafers. The density of bumps has
decreased dramatically.
the desiccator chamber was no longer under vacuum. It was unclear how much of
the wafers had been coated with the adhesion promotor. However, it was decided
that this would not seriously affect the remainder of the process nor resulting device
performance. The remaining wafer processing was completed successfully following
the steps described in Section 3.1.
4.2 Summary
As previously noted, the process yield is quite low. Only four of the original seven
wafers successfully completed the process. Process deviations made in this lot were
largely untested prior to this batch of wafers. From the process point of view, the
changes were fairly successful in furthering process optimization and parameter con-
trol. Electrical characterization will make more concrete the benefits, if any, of these
process changes.

Chapter 5
Device Characterization
Each wafer has a large number of devices that can be used for electrical characteri-
zation. As such, each device is given a unique name based on the following naming
convention. Each die on the wafer is given a unique number, as shown in Figure 5-1.
The transistors in the dies of interest are divided into blocks, labeled A, B, C, etc,
as in Figure 5-2. Each block is further divided into transistors labeled by different
channel lengths, and different rows A, B, C, etc, as in Figure 5-3.
The transistors of Lot J were characterized using a variety of electrical measure-
ments, all taken using an Agilent 4156C semiconductor parameter analyzer. From
these measurements, a number of interesting device parameters could be extracted.
5.1 Measurements
5.1.1 Output Characteristics
Output characteristics give a qualitative look at device performance, and is a fairly
simple way of verifying that the devices indeed exhibit transistor-like behavior. These
characteristics can be taken by sweeping the drain voltage over a range of voltages and
measuring the drain current. This is typically done over a variety of gate voltages.
When the output characteristics are taken over a small drain-source voltage range,
that is, when the device is in its linear regime of operation, it is possible to extract
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Figure 5-1: This is an example wafer produced via the lithographic process outlined in
Chapter 3.1. Each wafer contains two types of dies. The even-numbered dies are the ones
in which we are interested.
the parasitic resistance Rp of the devices and the effective change in channel length
AL.[8, 12]
5.1.2 Transfer Characteristics
Transfer characteristics show the subthreshold slope, which can be used to find each
device's threshold voltage. We define the threshold voltage to be the gate voltage
at which the drain current stops rising exponentially. Thus, the threshold voltage
can be found by fitting a linear curve to a semilog plot of drain current versus gate
voltage, and finding where the transfer curve deviates from that fitted line. Transfer
measurements were taken by holding the drain at two different constant voltage, one
which put the device in the linear regime, and one in the saturation regime, while
sweeping the gate voltage over a range of voltages and measuring the drain current.
5.1.3 Quasi-static Capacitance-Voltage Measurements
The quasi-static capacitance-voltage (QSCV) measurements show the overlap capac-
itance of each device, and thus allows us to calculate the channel capacitance during
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Figure 5-2: Detailed view of a representative die on a lithographically processed wafer.
The area of interest is the highlighted portion containing the transistors. These transistors
are divided into blocks for ease of referencing the exact transistors used in device charac-
terization. Image courtesy of Annie Wang.
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depletion. The QSCV measurements were taken by grounding the source and drain
electrodes, sweeping the gate voltage and measuring the capacitance of the devices.
5.2 Lot J Device Characteristics
After the wafers were completed, they were transferred to a storage box in nitrogen
atmosphere. The devices were measured over a period of time, and were stored in
nitrogen atmosphere between measurements.
Over the course of the measurements, three of the four wafers were deemed non-
functional and discarded. These three wafers are examined more closely in Sec-
tion A.1. Only one wafer, J2, was deemed to have yielded devices with good transistor-
like behavior, exhibiting distinct turn-on voltages, high on/off ratios, and linear and
saturation regimes of operation. Devices from this wafer are discussed in more detail
below.
5.2.1 J2 Device Characteristics
Wafer J2 was measured briefly on day 1 as shown in Figure 5-4, but did not un-
dergo careful device testing until 36 days after completion. However, this wafer had
quite promising devices. The transistors measured on this device were very uniform.
However, the devices appear to experience current decay as time passes, as shown in
Figure 5-5.
A variety of measurements were taken 56 days after completion on devices of
varying channel lengths. A portion of these measurements was used to calculate the
contact resistance in the source/drain and the effective change in channel lengths
following the methods presented in [8] and [12]. Figure 5-6 shows the plot of on-
resistance x width versus channel length. The cross-point of the linear regressions
shows the contact resistance, in this case approximately 1k~2. A decrease in channel
length AL of approximately 34p.r is observed.
Measurements taken the same day were also used to calculate a number of inter-
esting device parameters, among them the threshold voltage and inverse subthreshold
J2 14B150B Transfer Curves at VD = 1V
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Figure 5-4: These linear transfer curves of the J2 14B150B transistor, measured on day 1,
were taken consecutively without exposing the device to light in between measurements.
slope. Figure 5-7 shows an example of how the threshold voltage and inverse sub-
threshold slope are calculated. Table 5.1 gives a summary of the device parameters.
5.3 Summary
The devices analyzed here are very uniform across the dies measured. However,
there appears to be quite a bit of shifting in device performance over time, most
notably in the saturation current. The very soft turn-on, as indicated by the high
values of S, seems to imply a high number of traps in the interface between the
semiconductor and the dielectric layer. This could be due to the fact that during
processing, the semiconductor-dielectric interface was exposed to a number of chem-
icals and treatments, including photoresist, Microstrip 2001, ultraviolet ozone, and
vinyltrimethoxysilane. The UV ozone treatment in particular is known to have a
roughening effect on metal oxides.[2] A second lot of devices was processed in an
attempt to protect the semiconductor-dielectric interface. However, due to a vari-
ety of processing troubles, this second lot could not be brought to completion. It is
discussed in more detail in Section A.2.
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Figure 5-5: These are transfer and QSCV characteristics of J2 20B50 devices from rows A,
B, C, and D. Figures (a), (b), and (c) are from data taken on day 36. Figures (d), (e), and
(f) are from data taken two days later. The behavior is very consistent and uniform across
different devices, though the saturation current does droop by half an order of magnitude
over the course of 3 days.
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Figure 5-6: Plot of RoNx W vs. L from J2 14B row C devices.
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Figure 5-7: Transfer curve of transistor J2 14B50C in saturation. The inverses of the slopes
of the fitted lines give the inverse subthreshold slope S. The threshold voltage is taken to
be the voltage where the current ID deviates from those fitted lines.
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Table 5.1: Summary of device parameters extracted from J2 14B row C devices using
a variety of measurements taken 56 days after the wafer was completed
Device Lengths
Parameters 50 75 100 125 150 175 200
IG,leak [fA/Ipm] 10.8 14.3 18.1 20.3 25.8 29.6 34
IDS,leak [fA/p.m] 20 26.2 33.5 40.4 45.3 52.7 54.5
Up -11 -5 -5 -4 -3 -3 -1
Down -9 -3 -4 -3 -2 -2 -1
Up 5.92 6.84 6.84 6.99 7.14 7.29 7.44
Down 4.97 5.32 5.37 5.44 5.43 5.57 5.37
on/off ratio 10 105 10 10 104 104 ; 10
Cp [fF/lt2nm] 1.285 1.284 1.282 1.279 1.276 1.278 1.277
Ch [nF/cmn2] 16.64 18.05 18.87 19.42 19.86 20.18 20.31
Chapter 6
Conclusion
The work presented here demonstrates the feasibility of using low-temperature litho-
graphic processing to fabricate functional metal-oxide thin-film transistors. The de-
vices created by this process show good uniformity within a single die. Device perfor-
mance also shifted over time, with the saturation current degrading by approximately
half an order of magnitude over the course of the testing time. Further electrical test-
ing is necessary to calculate the mobilities of the devices, and to determine variability
in device performance across the wafer.
The low-temperature lithographic process discussed here has high variability from
wafer to wafer even in the same lot. It may be beneficial in the future to break
down the process into smaller sets of processing steps in order to better understand
and control the parameters necessary to produce reliable, reproducible films with
predictable properties.

Appendix A
Failed Wafers
Certain wafers encountered problems in the process that could not be corrected, such
as wafers 3, 5, and 6 from lot J. This section briefly discusses the wafers that were
aborted due to process errors, as well as wafers that were discarded due to poor
electrical performance.
A.1 Lot J Wafers
Wafer J3 underwent the same processing as wafers J1, J2, and J4, and wafers J5
and J6 underwent the same processing as wafer J7, as described in ??. However, for
reasons that are as yet unclear, it was extremely difficult to remove the photoresist
from these three wafers. It was deemed best to abort further processing on these
three wafers due to the difficulty in removing the photoresist after the ITO etch step,
and these wafers were discarded.
Wafers J1, J4, and J7 yielded devices that either were non-functional, or were
extremely poor transistors. Devices from these three wafers are examined more closely
below.
A.1.1 J1 Device Characteristics
Wafer ,11 was tested over a period of 36 days after fabrication was completed. In the
first measurement. taken on (lay 1. it was difficult to tell whether or not the devices on
this wafer behaved like transistors at all. The output curves seemed to indicate that
the devices behaved like resistors. as seen in Figure A-1. However. the slight roll-off
in the bottom curve suggested that these devices may exhibit transistor-like behavior
at very negative gate voltages. Output characteristics taken on day 7 confirmed this
to be the case, as seen in Figure A-2. However, the saturation transfer curves seem
to indicate either an extremely soft turn-on, or that the devices never fully turn off
or on, as in Figure A-3.
These devices appear to have very negative threshold voltages, if indeed they
have well-defined threshold voltages at all. This would normally be indicative of high
carrier concentration in the semiconductor channel, which would usually manifest as
high current in the devices. However. this is clearly not the case. as the maximum
current is only around 40nA. This may be due to a high density of traps in the
seIniconductor-dielectric interface, possibly as a result of UV ozone treatment or other
processing that exposed the interface to various chemicals.
A.1.2 J4 Device Characteristics
Devices on wafer J4 were found to have on/off ratios of approximately 10. as seen in
Figure A-4. As this is an unacceptably small on/off ratio, this wafer was discarded
and no further measurements were taken.
A.1.3 J7 Device Characteristics
Devices on wafer J7 were found to be conductive, as seen in Figure A-5. As this wafer
did not produce working transistors, it was discarded and no further measurements
were taken.
J1 14B150A Output Curve
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Figure A-1: Output characteristics of the J1 14B150A transistor after one day of being
completed. The curves at VG > OV appear to be linear, but the slight rolling off of the
VG = OV curve seems to suggest that perhaps if VG were very negative, this and other
similar devices may exhibit transistor-like behavior including distinct turn-on voltages, and
linear and saturation regimes of operation.
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Figure A-2: Output characteristics of the J1 8B100B transistor after seven days of being
completed. This device imp)lies a very negative threshold voltage, but despite this, its
saturation current is very small.
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Figure A-3:
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whether the
Saturation transfer curve of the J1 8B100B transistor after seven d(lays of being
This device has an extremely soft turn-on, to the point where it is unclear
device turns on at all.
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Figure A-4: Saturation transfer curve of the J4 20B50B transistor. The on/off ratio is
approximately 10, which is unacceptably small.
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Figure A-5: Output characteristics of the J7 14B50A transistor. The device appears to be
conductive, and not particularly responsive to gate voltage.
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A.2 Lot K
Lot K was processed on Erie Scientific D-263 borosilicate glass substrates, following
the process outlined in section 3.1. The lot contained five wafers, labeled K1 -- K5
accordingly. In this lot, an attempt was made to protect the interface between tile
semiconductor and the dielectric. A thin, sacrificial layer of parylene was deposited
immediately after the channel, and both layers were patterned together. This way, the
semiconductor would not be exposed to photoresist, microstrip, and other chemicals
that may have unknown effects on the electrical characteristics of the ZIO film.
After the semiconductor film was deposited, the wafers were treated with the pary-
lene adhesion promotor vinyltrimethoxysilane. At the end of the two-hour treatment,
it was discovered that the treatment chamber did not hold vacuum properly. It was
decided that the treatment did not need to be redone. and the wafers were subse-
quently placed in the parylene deposition chamber. 0.05g of Galaxyl-C parylene was
used to deposit a 300A layer of protective dielectric. The dielectric-semiconductor
stack was etched first for 20sec in the Plasmaquest using 02 plasma. The semicon-
ductor was etched by first etching wafer K1 alone, then K2 - K5 as a batch. All
five wafers were etched for approximately 2min with gentle agitation in a 4L : 10mL
solution of H20 : HC1.
When the etching was done, the wafers were examined under an optical micro-
scope. This examination showed that wafers K2 -- K5 appeared to have been over-
etched, as seen in Figure A-6. The wafers were then placed in a bath of Microstrip
2001 for 10rin, with lmin of sonication at the beginning. Further examination un-
der optical microscope showed that the photoresist was not completely removed from
some wafers, and the parylene had delaminated in many places, as seen in Figure A-7.
In an attempt to correct the delaminationl the wafers were placed into an oxy-
gen plasma ash for 15min to remove the delaminated parylene and any remaining
photoresist. Following this step, the wafers were examined under optical microscope
and found to be cleaned of the parylene and photoresist layers. The wafers then
underwent the necessary steps for parylene dielectric layer deposition, as described in
Figure A-6: On wafers K2 - K5, the semiconductor layer appeared to be over-etched. This
figure shows etch lines for the ITO layer in orange to the left, and ZIO etch lines in white to
the right. It can be seen that the thinnest ZIO etch line had been more or less completely
removed.
Figure A-7: On several wafers, the protective parylene layer had delaminated after the
photoresist strip step.
Figure A-8: Wafers developed strange pimple-like features as a result of ashing in 02plasma in an attempt to remove stuck-on photoresist and partially delaminated parylene.
Section 3.1.3.
Another processing error was discovered when attempting to strip the photoresist
after parylene patterning, whereby once again the parylene had delaminated from
the wafer in some areas, and the photoresist had stuck to the wafers in other areas.
The wafers were again placed into the asher for 7min in an attempt to remove the
parylene and remnant photoresist. The results of this ashing step can be seen in
Figure A-8.
At this point, it was decided that these wafers had undergone too many extraneous
processing steps, and that, even if the wafers could be salvaged, any resulting devices
would not provide meaningful data. As such, this lot was discarded in its entirety.
Appendix B
Matlab Scripts
Included below are Matlab scripts for extracting contact resistance from linear regime
output characteristics.
B.1 Data Loader
%% Load linear regime ID-VD data
% DIE 14 BLOCK B ROW B
tmp = importdata('j2_14b050b-output03.csv', ',');
j2_14b050b-output03 = tmp.data;
tmp = importdata('j2_14b075b-output01.csv', ',');
j2_14b075boutput01 = tmp.data;
tmp = importdata('j2_14blOOb-output01.csv', ',');
j2_14bOO0boutput01 = tmp.data;
tmp = importdata('j2_14bl25b-output01.csv', ',');
j2_14b25boutputOl = tmp.data;
tmp = importdata('j2_14b50b-output01.csv', ',');
j2_14b150boutput01 = tmp.data;
tmp = importdata('j2_14b175b-output01.csv', ',');
j2_14b175b_output0l = tmp.data;
tmp = importdata('j2_14b200Ob-output01l.csv', ',')
j2_14b200b_output0O = tmp.data;
% DIE 14 BLOCK B ROW C
tmp = importdata('j2_14b05Oc-outputput.csv' ',')
j2_14b050c_output0l = tmp.data;
tmp = importdata('j2_14b075c-output0l 
.csv', ',')
j2_14b075c_outputOl = tmp.data;
tmp = importdata('j2_14blOOc-output0put.csv', ',')
j2_14blOOc_outputOl = tmp.data;
tmp = importdata('j2_14bl25c-outputOl.csv', ',');
j2_14b125c_outputOl = tmp.data;
tmp = importdata('j2_14bl5Oc-outputOl .csv', ',')
j2_14b150c_outputOl = tmp.data;
tmp = importdata('j2_14bl75c-output0l .csv', ',');
j2_14bl75c_output0l = tmp.data;
tmp = importdata('j214b200Oc-outputOl .csv', ',');
j2_14b200c_output01 = tmp.data;
0 DIE 20 BLOCK B ROW B
tmp = importdata('j2_20b05Ob-output01.csv', ',');
j2_20b050b_output01l = tmp.data;
tmp = importdata('j2_20b075b-output0l.csv', , ');
j2_20b075b_output0l = tmp.data;
tmp = importdata('j2_2OblOOb-output01.csv', ',');
j2_2OblOOb_outputOl = tmp.data;
tmp = importdata('j2_20b125b-output0l.csv', ',');
j2_20b125b_output0l = tmp.data;
tmp = importdata('j2_20bl5Ob-output01.csv', ',');
j2_20bl50b_output01l = tmp.data;
tmp = importdata('j2_20b175b-output0l.csv, ', );
j2_20bl75boutputOl = tmp.data;
tmp = importdata('j2_20b200Ob-output01l.csv', ',');
j2_20b200b_output01l = tmp.data;
% DIE 20 BLOCK B ROW C
tmp = importdata('j2_20b05Oc-outputl .csv', ',');
j2_20b050c_output01l = tmp.data;
tmp = importdata('j2_20b075c-outputOl .csv', ');
j2_20b075coutput0l = tmp.data;
tmp = importdata('j2_20b10Oc-output01.csv', ',');
j2_2OblOOc_outputOl = tmp.data;
tmp = importdata('j2_20b125c-output0l.csv',');
j2_20b125c_outputOl = tmp.data;
tmp = importdata('j2_20bl5Oc-output0l .csv, ',);
j2_20b150c_output0l = tmp.data;
tmp = importdata('j2_20b175c-output0l .csv ',');
j2_20bl75c_outputOl = tmp.data;
tmp = importdata('j2_20b200Oc-output01.csv, ',');
j2_20b200c_output01l = tmp.data;
/0 Load MIM data
% Ci from DIE 14
tmp = importdata('j2_14mim3-qscv0l.csv', ',');
j2_14_mim3_01 = tmp.data;
tmp = importdata('j2_14mim3-qscv02.csv', ',');
j2_14_mim3_02 = tmp.data;
j2_14_Ci = (sum(j2_14_mim3_01(:,2)) + sum(j2_14_mim3_02(:,2)))
/ (300e-4 * 300e-4 * (length(j2_14_mim3_01) + length(j2_14_mim3_02)));
% Ci from DIE 20
tmp = importdata('j2_20mim3-qscv01.csv', ',');
j2_20_mim3_01 = tmp.data;
tmp = importdata('j2_20mim3-qscv02.csv', ',');
j2_20_mim3_02 = tmp.data;
j2_20_Ci = (sum(j2_20_mim3_01(:,2)) + sum(j2_20 mim3_02(:,2)))
/ (300e-4 * 300e-4 * (length(j2_20_mim3_01) + length(j2_20_mim3_02)));
%% Load constants
ivg = 1;
iig =
ivd =
iid = 4;
ivs = 5;
iis = 6;
isum = 7;
B.2 Formatter
% load the I_D of each transistor into the big ID var's.
% DIE 14 BLOCK B ROW B
j2_14bbID = zeros(length(j2_14b050boutput03),7);
j2_ 4bb_ID(:
j2_ 4bb_ID(:
j2_14bb_ID(:
j2_14bb_ID(:
j2 14bb_ID(:
j2_14bb_ID(:
j2_14bb_ID(:
,1)
,2)
,3)
,4)
,5)
,6)
,7)
= j2_14b050b_output03(
= j2_14b075boutput0l(
= j2_14blOOb output0l(
= j2_14bl25boutputOl(
= j2_14bl50b output0l(
= j2_14bi75b output0l(
= j2_14b200b output0l(
% DIE 14 BLOCK B ROW C
j2_14bc_ID = zeros(length(j2_14bO5Oc_otpuput0l),7);
j2_14bc_ID(:
j2_ 4bc_ID(:
j2_14bc_ID(:
j2_14bc_ID(:
j2_14bcID(:
j2 _4bcID(:
j2 14bc_ID(:
,1)
,2)
,3)
,4)
,5)
,6)
,7)
= j2_14b050Oc_output0l(:
= j2_14b075coutput01(:
= j2_14b100c_output0O(:
= j2_14bl25c output0l(:
= j2_14bl50c_output0l(:
= j2_14b175c output0l(:
= j2_14b200c_output01l(:
% DIE 20 BLOCK B ROW B
j2_2Obb_ID = zeros(length(j2_20b050b_output0l),7);
j2_2Obb_ID(:
j2_20bb_ID(:
j2_2Obb_ID(:
j2_20bb_ID(:
j2_2Obb_ID(:
j2 20bb_ID(:
j2_2ObbID(:
,1)
,2)
,3)
,4)
,5)
,6)
,7)
= j2_20b050b_outputOl (:
= j2_20b075b output0l(:
= j2_20blOOb_output01l(:
= j2_20bl25b_output01(:
= j2_20b150b_output01l(:
= j220bl75boutputput(:
= j2_20b200b_output0l(:
,iid)
,iid)
,iid)
,iid)
,iid)
,iid)
,iid)
iid)
iid)
iid)
iid)
iid)
iid)
iid)
,iid)
,iid)
,iid)
,iid)
,iid)
,iid)
,iid)
% DIE 20 BLOCK B ROW C
j2_20bcID = zeros(length(j2_20b050c_output0l),7);
j2_20bcID(:,1)
j2_20bcID(:,2)
j2_20bcID(:,3)
j2_20bcID(:,4)
j2_20bcID(:,5)
j2_2ObcID(:,6)
j2_20bc_ID(:,7)
= j2_20b050c_output01(:,iid);
= j2_20b075c output01l(:,iid);
= j2_20b100coutput01(:,iid);
= j2_20b125coutput01(:,iid);
= j2_20b150c output01(:,iid);
= j2_20b175coutput01(:,iid);
= j2_20b200c output01(:,iid);
%% Initialize the constant things:
W = 100e-6;
L = le-6 * [50 75 100 125 150 175 200];
Lr = le-6 * [0 50 75 100 125 150 175 200];
VG = [-10; -5; 0; 5; 10];
VD = j2_14b050boutput03(1:42,ivd);
B.3 Analyzer
function [Ron, Rp, Vt, mu] = analyzer(W, L, Lr, ID, VD, VG, Ci)
% W is a length, possibly in microns
% L is a vector of lengths, possibly in microns
% ID is an m x n matrix consisting of measurements from n devices ordered
% by length (same ordering as L). Each column contains length(VG)
% measurements at VG's in the same order as VG
% VD is a vector of drain-source voltages
% VG is a vector of gate-source voltages
% Ci is the gate capacitance in farads per unit area
n = length(L); % number of device lengths tested
m = length(VG); % number of measurements taken per device
k = length(VD); % number of data points per measurement
Ron = zeros(m,n); % unpopulated matrix of on resistance
Rp = zeros(m,l); % unpopulated matrix of parasitic resistance
In = zeros(m,1); % unpopulated matrix of intrinsic parameters
7 ID <----- Ordered by length: nth length ----- >
%I
%1
% I Ordered by VG: mth measurement
% I There are m*k elements per column
%.v
% for each measurement, I need the linear least-squares fit
7 then take 1/slope of this first fit -> Ron
figure
for i=1 : n
subplot(l,n,i)
for j=1 : m
plot(VD,le9*ID(((j-l)*k)+l : (j*k), i), 'v:', 'LineWidth',2);
hold on;
p = polyfit(VD, ID(((j-l)*k)+l : (j*k), i), 1);
% Give me a linear best-fit line per measurement per device
ptmp = VD * p(l) + p(2);
plot(VD, le9*ptmp, 'r', 'LineWidth',2);
Ron(j,i) = 1/p(l); % 1/slope of best fit line = Ron
end
% title('Linear Regime Output for device of length L(n)');
xlabel('VD');
ylabel('ID (nA)');
axis([O 1 -5 651);
end
% plot Ron * W vs L
7 take the best fit for this plot
figure;
for o=1 : m
7 subplot(1,m,o)
plot(L*le6, Ron(o,:).*W,'o-', 'LineWidth',2)
hold on;
p = polyfit(L(1:6), Ron(o,1:6).*W, 1);
ptmp2 = Lr * p(l) + p(2);
plot(Lr*le6, ptmp2, 'r', 'LineWidth',2)
Rp(o) = p(2) / W;
In(o) = 1/p(l);
xlabel('Length (\mu m)');
ylabel('Width \times R_{on}');
end
set (gca, 'XTick' ,0:25:200);
%figure;
%plot(VG, In, 'd-')
%hold on;
p = polyfit(VG, In, 1);
ptmp3 = VG * p(1) + p(2);
%plot(VG, ptmp3, 'r')
%xlabel('VG');
%ylabel('\mu Ci (VG - V_T)');
vt = - p(2)/p(1);
mu = p(1)/Ci;

Appendix C
Process Recipes
The recipes used to clean the Plasmaquest etch chamber and to etch ITO, including
the gases used, power, bias, temperature, and duration, are included in Tables C.1
and C.2.
Table C.1: ETCHCLN.RCP is used to clean the chamber prior to etching.
Step 1 Step 2
Gas 02 [sccm] 4 4
Gas CF 4 [sccm] 40 40
Pressure [mTorr] 20 20
ECR. [W] 0 200
RF [W] (bias [V]) 0 20 (360)
Temperature [oC] 25 25
Time [sec] 30 600
Table C.2: ITOETCH.RCP is used to etch 100rn. ITO films.
Step 1 Step 2 Step3
Gas H2 [sccm] 15 15 15
Gas CH 4 [sccm] 5 5 5
Gas Ar [sccm] 20 20 20
Pressure [mTorr] 7 7 7
ECR [W] 0 50 275
RF [W] (bias [V]) 0 50 50 (365)
Temperature [oC] 80 80 80
Time [sec] 30 5 360
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